yjT3juxp8zFKGQ1FXCpDU3G6XiLgqAWlzyrJVq2N7nCBd6zrDCJiPdp9bG5B
Current position: Zewei Jing >> Scientific Research >> Paper Publications

A survey on vertical inerconnection and topology of three-dimensional network-on-chip

Hits:

Title of Paper:A survey on vertical inerconnection and topology of three-dimensional network-on-chip

Journal:Integration, the VLSI Journal

Correspondence Author:景泽伟

Translation or Not:No

Date of Publication:2025-08-01

Date:2025-10-12

Prev One:Self-Sustaining Enabled User-Centric 6G Framework With Intelligence: Network-in-Cloud

Next One:VoI-Driven and Online Learning-Aided 3D Path Planning for UAV-Assisted Contingency Monitoring