Personal Information
Associate professor Supervisor of Master's Candidates
Paper Publications
- Research on the Simulation Acceleration Method of System-level Single-event Effects Based on Register Fault Injection:2025 14th International Conference on Modern Circuits And Systems Technologies, Mocast,2025
- 徐长卿,基于生成对抗网络的单粒子效应数据生成技术:现代应用物理,2025(4)
- Analysis and Optimization of Vertical NPN BJT for Strong Magnetic Fields:Micromachines,2025
- Total Ionizing Dose Effect Simulation Modeling and Analysis for a DCAP Power Chip:Micromachines,2025
- ALBSNN: ultra-low latency adaptive local binary spiking neural network with accuracy loss estimator:FRONTIERS IN NEUROSCIENCE,2023,17
- Changqing Xu.AI辅助 VDMOS器件负栅压单粒子加固设计探索:现代应用物理,2025,16(1)
- Fine-Grained Fault Sensitivity Analysis of Vision Transformers Under Soft Errors:Electronics,2025,14(12)
- Analysis and Optimization of Vertical NPN BJT for Strong Magnetic Fields:Micromachines,16(6)
- 刘毅,Yang Yintang.STCSNN: High energy efficiency spike-train level spiking neural networks with spatio-temporal conversion.[J]:Neurocomputing,607(28)
- Changqing Xu,Yang Yintang,刘毅.Ultra-low Latency Spiking Neural Networks with Spatio-Temporal Compression and Synaptic Convolutional Block.[J]:Neurocomputing,2023,550(14)
- A Fast Simulation Method for Evaluating the Single-Event Effect in Aerospace Integrated Circuits.[J]:Micromachines,2023,14(10)
- Machine learning based prediction model for single event burnout hardening design of power MOSFETs.[J]:MICROELECTRONICS JOURNAL,2023,1393
- Research on Temperature Dependence of Single-Event Burnout in Power MOSFETs:Micromachines,2023,14(5)
- A Reliability System Evaluation Model of NoC Communication with Crosstalk Analysis from Backend to Frontend.[J]:Micromachines,2023,2(14)
- Yi, Liu,Rujia Guo,Xiaodong Weng,Yintang Yang.A Q-learning based Fault-tolerant and Congestion-aware Adaptive Routing Algorithm for Networks-on-Chip:IEEE Embedded Systems Letters
- Yi liu,Xinfang Liao,Jialiang Cheng,Yintang Yang.Machine Learning Regression-Based Single-Event Transient Modeling Method for Circuit-Level Simulation.[J]:IEEE Transactions on electron devices,2021,68
- Xinfang Liao,Yi Liu,Changqing Xu,Jing Li,Yintang Yang.Single Event Burnout Hardening Technique for High-Voltage p-i-n Diodes With Field Limiting Rings Termination Structure.[J]
- Tengyue Yi,Yi Liu,Zhenyu Wu,Chen Shen,Yintang Yang.LET-Dependent Model of Single Event Effects in MOSFETs:Journal of Computational Electronics,2021,3
- Changqing Xu,WenRui Zhang,Yu liu.Boosting Throughput and Efficiency of Hardware Spiking Neural Accelerators Using Time Compression Supporting Multiple Spike Codes.[J]:FRONTIERS IN NEUROSCIENCE,2020,12
- Yi Liu,Yintang Yang.SRNoC: An Ultra-fast Configurable FPGA-based NoC Simulator Using Switch-Router Architecture.[J]:IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2019,39(10):2798-2811
- Yi Liu,Yintang Yang.An intelligent partitioning approach of the system-on-chip for flexible and stretchable systems:SCIENCE CHINA-INFORMATION SCIENCE,2018,61(6)
- Yi liu,Shuai Ma,Yintang Yang.Low power and reliable interconnection with combination of Crosstalk Avoidance Green Coding and capacitively charge-sharing transmitter for network-on-chip.[J]:MICROELECTRONICS JOURNAL,2018,75
- Yi Liu,Peng Li,Yintang Yang.Unified multi-objective mapping for network-on-chip using genetic-based hyper-heuristic algorithms.[J]:IET COMPUTERS AND DIGITAL TECHNIQUES,2018
- 刘毅,杨森,杨银堂.基于蜂窝拓扑结构的柔性电子系统通信架构设计:中国科学信息科学,2018,48(6)
- Changqing Xu,Yi Liu,Zhangming Zhu,Yintang Yang.An efficient energy and thermal-aware mapping for regular network-on-chip.[J]:IEICE Electronics Express,2017,14
- Yi Liu,Shuai Ma,Yintang Yang,Zhangming Zhu.Green phase difference coding with low switching activity for Network-on-Chip:IEICE Electronics Express,2015,12(14)
- Yi Liu,Xiaodong Weng,Zhibing Li,Yintang Yang.Single Event Transient Pulses Fault Injection Model based on LET for Circuit-Level Simulation.[C]:2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology,2020
- Yi Liu,Yintang Yang.A Multi-Objective Architecture Optimization Method for Application-Specific Noc Design.[C]:31st IEEE International System-on-Chip Conference,2018
- Yi Liu,Yintang Yang.Configurable Links for 3D Network On-Chip based on Mapping Algorithm.[C]:IEEE International Conference on Solid-State and Integrated Circuit Technology,2016
- Changqing Xu,Yi Liu,Yintang Yang.High-speed, low-power transmitter based on charge redistribution for NoC links.[C]:EEE International Conference on Solid-State and Integrated Circuit Technology,2016
| TOTAL 30 PIECE 1/1 | FIRSTPREVIOUSNEXTLAST |